In this paper, a ripple input current embedded switched-inductor Z-source inverter (rESL-ZSI) and a continuous input current embedded switched-inductor Z-source inverter (cESL-ZSI) are proposed by inserting two dc sources into the switched-inductor cells. The proposed inverters provide a high boost voltage inversion ability, a lower voltage stress across the active switching devices, a continuous input current and a reduced voltage stress on the capacitors. In addition, they can suppress the startup inrush current, which otherwise might destroy the devices. This paper presents the operating principles, analysis, and simulation results, and compares them to the conventional switched-inductor Z-source inverter. In order to verify the performance of the proposed converters, a laboratory prototype was constructed with 60 V dc input to test both configurations.
I. INTRODUCTION
High-performance voltage-source inverters [1] are widely used in various applications such as uninterruptible power supplies, distributed power systems, ac motor drives, and hybrid electric vehicles. However, the traditional voltage-source inverter has a couple of major problems: 1) it cannot have an ac output voltage higher than the dc source voltage and can only provide buck dc-ac power conversion; 2) shoot through, generated by both power switches in a leg, is forbidden. For applications where a low input voltage is inverted to a high ac output voltage, an additional dc-dc boost converter is needed to obtain a desired ac output. The additional power converter performs two-stage power conversion with high cost and low efficiency. Unlike traditional voltage-source inverters [1] , Z-source inverters were proposed in [2] in order to accomplish single-stage power conversion with buck-boost abilities. In the Z-source inverter, both of the power switches in a leg can be turned on at the same time and thereby eliminate the dead time. This significantly improves the reliability and reduces the output waveform distortion. Various Z-source inverter topologies have been reported in many different studies. Work on Z-source inverters has focused on pulse-width modulation (PWM) strategies [3] , [4] , applications [5] , [6] , modeling and control [7] , [8] , direct ac-ac converters [9] , [10] , and other Z-network topologies [11] - [13] . A class of quasi-Z-source inverters was proposed in [11] , [12] that were designed to overcome the shortcomings of the classic Z-source inverter. Quasi-Z-source inverters have some advantages, such as a reduction in the passive component ratings and an improvement in the input profiles.
Some papers have recently focused on improving the boost factor of the Z-source inverter by using a very high modulation index in order to achieve an improvement in the output waveform [14] - [17] . For instance, studies in [14] - [16] add inductors, capacitors, and diodes to the Z-impendence network in order to produce a high dc link voltage for the main power circuit from a very low input dc voltage. In [17] , two inductors in the impedance Z-network are replaced by a transformer with a turn ratio of 2:1 in order to obtain a high voltage gain. These topologies suit solar cell and fuel cell applications, since they require a high voltage gain in order to match the source voltage to the line voltage. Applying switched-capacitor, switched-inductor, hybrid switched-capacitor/switched-inductor structures, voltage-lift techniques, and voltage multiplier cells [18] to the dc-dc conversion process provides a high boost in cascade and transformerless structures with a high efficiency and high power density. A successful combination of the Z-source inverter and switched-inductor structure, called the switched-inductor Z-source inverter (SL-ZSI) [14] , provides a strong step-up inversion that overcomes the boost limitations of the classic Z-source inverter (ZSI) [2] .
The embedded Z-source inverter developed in [19] is built by inserting dc sources into the X-shaped impedance network. Because the dc sources connect directly to the impedance network inductors, the dc input current in the embedded Z-source inverter flows smoothly, compared to that found in a traditional Z-source inverter [2] . The embedded Z-source inverter assumes two sources can produce the same voltage gain as found in a traditional Z-source inverter. The embedded Z-source inverter provides a continuous input current without adding an input passive filter and also a lower voltage on the capacitors. This paper applies the switched-inductor structure to the embedded-Z-source topology in order to create two new types of inverters, a ripple input current embedded switched-inductor Z-source inverter (rESL-ZSI) and a continuous input current embedded switched-inductor Z-source inverter (cESL-ZSI). The proposed inverters have a high boost voltage inversion ability and a continuous input current. Compared to the SL-ZSI, the proposed rESL-ZSI and cESL-ZSI reduce the voltage stress on the capacitors and improve the reliability. In addition, the proposed inverters avoid the startup inrush current that could destroy the devices. The operating principles, analysis, and simulation results are compared to the switched-inductor Z-source inverter. A laboratory prototype based on a TMS320F2812 digital signal processor (DSP) verifies both of the converter configurations. We also performed a participative simulation integral manufacturing (PSIM) simulation. Fig. 1(a) shows the original ZSI topology [2] in which the two-port impedance network couples the main inverter circuit to the dc voltage source. It consists of two inductors (L 1 and L 2 ) and two capacitors (C 1 and C 2 ) connected in an X configuration. An additional shoot-through zero state is added to the switching states in order to boost the voltage. When the input voltage is large enough to produce the desired ac voltage, the shoot-through zero state is not used and the Z-source inverter operates as a buck inverter-just like a conventional voltage-source inverter. In the original ZSI, the current drawn from the source is discontinuous. This is a limitation in some applications, and a decoupling capacitor bank at the front end is sometimes used to avoid the current discontinuity and protect the energy source.
II. TRADITIONAL Z-SOURCE INVERTER TOPOLOGIES
The embedded Z-source inverter developed in [19] is designed to insert dc sources into the X-shaped impedance network. Fig. 1(b) shows a continuous input current embedded Z-source inverter with two isolated dc sources. Because the dc sources are directly connected to the impedance network inductors, the dc input current in the embedded Z-source inverter flows smoothly compared to the classic Z-source inverter [2] . The embedded Z-source inverter assumes that the two sources can produce the same voltage gain as the traditional Z-source inverter. The ratio between the dc-link voltage across the inverter bridge V PN and the input dc voltage V dc , called the boost factor in the classical ZSI and embedded ZSI, is expressed by:
where T 0 is the interval of the shoot-through state during switching period T and D = T 0 /T is the duty cycle of each cycle. In order to improve the main circuit output power quality, the switched-inductor Z-source inverter (SL-ZSI) [14] possesses high voltage-conversion ratios with a very short shoot-through state. Fig. 2 
as the switched-inductor cells. The boost factor of this inverter [14] is increased to:
Despite this increase in boost inversion, the SL-ZSI has a significant drawback in that the current drawn from the source is discontinuous. This is a limitation in some applications, and a decoupling capacitor bank at the front end is sometimes used to avoid the current discontinuity and protect the energy source. In addition, the SL-ZSI cannot suppress the startup inrush current; the resulting voltage and current spike can destroy the device. Fig. 3 shows the two proposed embedded switched-inductor Z-source inverters, each having two isolated dc sources in which the components used are the same as those shown in Fig.2 . The difference between the proposed topologies and the SL-ZSI topology is in the positions of the dc sources. In Fig. 3(a) , each isolated dc source is directly connected to the switched-inductor cell
III. EMBEDDED SWITCHED-INDUCTOR Z-SOURCE INVERTERS
). Therefore, a ripple appears on the input current of this topology, denoted as a ripple input current embedded switched-inductor Z-source inverter (rESL-ZSI). Conversely, the dc sources in Fig. 3 (b) are placed in series with inductors (L 2 and L 3 ) which results in a continuous input current. The topology shown in Fig. 3(b) is called a continuous input current embedded switched-inductor Z-source inverter (cESL-ZSI). Because the sources in the ESL-ZSI are connected to either an inductor or a switched-inductor cell, the proposed inverters have a flatter input current in comparison to the classic SL-ZSI [14] . The advantages of the proposed inverters are described as follows: 1) the input current is continuous; 2) it provides inrush current suppression at startup, unlike the traditional SL-ZSI in Fig. 2 , because no current flows to the main circuit at startup; 3) the capacitor stress voltage is reduced; 4) high boost factor can be obtained by using a small shoot-through duty cycle; and 5) two separate dc sources can be applied.
Like the original Z-source inverter, the proposed inverters have extra shoot-through zero states in addition to the traditional six active and two zero states. Therefore, the operating principles of the proposed inverters are similar to those of the original Z-source inverters and the switched-inductor Z-source inverter. For the purpose of analysis, the operating states are simplified into shoot-through and non-shoot-through states. 
A. rESL-ZSI Circuit Analysis
In the non-shoot-through state, as shown in Fig. 4 (a), we get:
In the shoot-through state, as shown in Fig. 4 (b), we obtain:
Applying the volt-second balance principle to the inductors and capacitors, from (6)- (9) we obtain: 
Substituting (10) to (3) and (4), we get:
Solving (11), we obtain:
The peak dc-link voltage across the inverter main circuit is expressed in (5) and can be rewritten as:
where V dc = V dc1 + V dc2 is the total input voltage. The boost factor of the proposed rESL-ZSI, B r , is defined by:
Comparing (14) to (2), the boost factor of the proposed rESL-ZSI is the same as that found in the SL-ZSI [14] .
B. cESL-ZSI Circuit Analysis
In the non-shoot-through state, as shown in Fig. 5(a) , the obtained equations are similar to (3)- (6) . In the shoot-through state, as shown in Fig. 5(b) , we obtain: 
The peak dc-link voltage cross the inverter main circuit is expressed in (5) and can be rewritten as:
The boost factor of the proposed cESL-ZSI, B c , is defined by:
Comparing (20) to (2) , the boost factor of the proposed cESL-ZSI is lower than that found in the SL-ZSI [14] . Fig. 6 shows the boost factor versus the duty cycle for the different topologies; curves 1, 2, and 3 are derived from (1), (20), and (14), respectively. The boost ability of the proposed embedded switched-inductor Z-source inverters is higher than that of the classic Z-source inverter [2] . From (12) , (13), (18) and (19), we can observe that the proposed inverter topologies are symmetrical when V dc1 = V dc2 = V dc /2. In case two split dc voltage sources V dc /2 are not identical, there is no problem at the operation of proposed topologies. In this case, the proposed inverter topologies are asymmetrical and, thereby, V c1 ≠ V c2 as shown in (12) and (18).
C. PWM Control for the Proposed Embedded Switched-Inductor Z-Source Inverters
Three basic PWM control methods, simple, maximum [3] , and constant boost control [4] , work with the proposed ESL-ZSIs. These methods are presented in details in [3] and [4] . The simple boost control method was used for the analysis, simulation, and experiment in this paper. The simple boost control method uses a straight line, whose amplitude is equal to or greater than the peak value of the three-phase references, in order to generate the shoot-through states. The duty cycle of the shoot-through state, D can be adjusted as a constant value. The maximum duty cycle of the shoot-through state is:
where M is the modulation index.
Substituting (21) into (14) and (20), we get the equivalent boost factor for the rESL-ZSI and cESL-ZSI: The peak value of the phase voltage from the inverter output is expressed by:
where B is B r or B c .
The voltage gains (MB) of the rESL-ZSI and cESL-ZSI are defined by: [2] and using the same modulation index, the proposed inverters provide a higher voltage boost inversion. Therefore, for the same voltage conversion ratio, the proposed inverters use a higher modulation index in order to improve the inverter output quality.
The voltage stress V s across the switching devices can be defined by the ratio of its peak dc link voltage to the minimum dc voltage (GV dc ) needed for the traditional ZSI to generate the same ac output voltage at M = 1 [4] . This ratio relates to the extra cost for the inverters to obtain the voltage boost and to the higher voltage stress. The respective ratios of the voltage stress to the equivalent dc voltage for the rESL-ZSI and cESL-ZSI can be expressed as: 
D. Input Current Ripple and Stress Comparisons to the Other Topologies
Differing control conditions cause varied input current ripples in power inverters. For comparison, we assume that the inductor current ripple for all of the inverters is small and ignorable. The simple boost control was used to analyze the characteristics of the input current ripple for the proposed rESL-ZSI, the proposed cESL-ZSI, the SL-ZSI [14] , the embedded ZSI [19] , and the classic ZSI [2] . This simplifies them, as shown in Fig. 9 . The ac side circuit is represented by its simplified equivalent dc load [7] . An inductive load impedance (Z l = R l + sL l ) directly connects in parallel with the active switch S in Fig. 9 , where i l and v l are the instantaneous load current and voltage, respectively. I l and V l are the average current and voltage during a switching cycle in the steady state.
Using the steady-state analysis method found in [7] for Fig.  9 , we obtained the voltage and current stresses on the main components, such as the power switch, D in , L, C, and the dc link. For the switched-inductor Z-source inverter, the input current is expressed as:
In the shoot-through state, I in = 0, and in the traditional zero-state, I l = 0; therefore, I in = 2I L . In the active states, I in = 2I L − I l . In the steady state, the inductor current of the switched-inductor Z-source inverter as shown in Fig. 2 is expressed by:
Substituting (27) into (26), the average input current of the switched-inductor Z-source inverter [14] is:
Fig . 10 shows the detailed input current for the SL-ZSI topology. The deviation of the input current and its average value is expressed by:
(29) For the rESL-ZSI shown in Fig. 3(a) , the input current in the non-shoot-through state is I L ; the input current in shoot-through state is 2I L . The average input current of the rESL-ZSI, as expressed in (10) , is: Fig. 7 . Voltage conversion ratios versus modulation index for different topologies using simple boost control method. . Unified and simplified equivalent circuit of impedance-type power inverters, i.e., proposed inverters, switched-inductor ZSI, embedded ZSI, and classic ZSI.
The detailed input current for the proposed rESL-ZSI topology is shown in Fig. 11 . The deviation of the input current and its average value is expressed by:
(31) For the cESL-ZSI shown in Fig. 3(b) , the input current is I L . Therefore, the input current ripple in the cESL-ZSI is negligible and equal to zero. Table I compares the input current ripple equations for the proposed inverters to the other topologies for the same M and V dc . In Table I , the peak value of the phase voltage ph v Ù from the inverter output is obtained using the simple boost control method [3] . Table I shows that the voltage and current stresses of the proposed cESL-ZSI are lower than those of the rESL-ZSI and of the SL-ZSI for the same M and V dc .
When the cESL-ZSI or the rESL-ZSI replaces a SL-ZSI [14] 
IV. SIMULATION RESULTS
PSIM simulations were used to verify the features of the proposed inverters as shown in Fig. 3 . The simulation parameters were L 1 = L 2 = L 3 = L 4 =1 mH, C 1 = C 2 = 1000 μF, and V dc = 60 V. The switching frequency was 10 kHz; the three-phase balanced load was R = 50 Ω/phase and L l = 4.5 mH/phase. The simple boost control method was used. In the Fig. 10 . SL-ZSI input current ripple. Fig. 11 . rESL-ZSI input current ripple. 
sh , I l , i in and R l are the peak current across the diode D in , the peak shoot-through current across the main power circuit during the shoot-through state, the average load current, the instantaneous input current, and the equivalent load register, respectively. simulation, all of the components were ideal; the initial state of the capacitors was set to 0 V. For the proposed rESL-ZSI and the SL-ZSI, we set M = 0.78. To produce the same output voltage as the proposed rESL-ZSI from the same input voltage, the modulation index for the proposed cESL-ZSI needed to be 0.757.
Figs. 12 and 13 show the simulation results for the proposed rESL-ZSI and the SL-ZSI when V dc1 = V dc2 = 30 V, M = 0.78 and T 0 /T = 0.22. From Figs. 12 and 13, we can see that both the SL-ZSI and the rESL-ZSI produce the same 215 V peak dc-link voltage, V PN and the same 1.16 A rms phase current, i a ; the capacitor voltage for the SL-ZSI was boosted to 136 V whereas the capacitor voltage for the rESL-ZSI was 106 V in the steady state. The input current of the rESL-ZSI had a lower ripple than that found for the SL-ZSI. A huge inrush current that could destroy the devices occurred at the SL-ZSI startup.
In order to verify that there is no problem at the operation in case two split DC voltage sources V dc /2 are not identical, As shown in Figs. 12 to 17, producing the same 1.16 A rms output phase current from the 60 V input dc voltage creates a lower capacitor voltage stress, a lower input current ripple, and a smaller startup inrush current occurred in the proposed inverters, compared to the SL-ZSI. As shown in Fig. 12 , the V cs of the capacitors in the SL-ZSI was initially at 30 V, but had no initial value in the proposed rESL-ZSI and cESL-ZSI, as the initial voltage across the Z-source capacitors is zero and the huge inrush current flows through diode D in , C 1 , C 2 and charges the capacitors immediately to V c = V dc /2 = 30 V, as shown in Fig. 2 in the switched inductor Z-source inverter.
The capacitors in the proposed rESL-ZSI and cESL-ZSI have no initial value because no current flows to the main circuit at startup. In case two split DC voltage sources V dc /2 are not identical, Figs. 14 and 17 show that there is no problem at the operation of proposed topologies. In this case, the proposed inverter topologies are asymmetrical and thereby V c1 ≠ V c2 .
V. EXPERIMENTAL VERIFICATIONS
We constructed a laboratory prototype based on a TMS320F2812 DSP in order to verify the properties of the proposed rESL-ZSI and cESL-ZSI. The prototype used the same parameters as used in the simulation. Fig. 18 shows the experimental results for the proposed rESL-ZSI without a shoot-through state when M = 0.78 and T 0 /T = 0.0. In Fig. 18 , the waveforms from top to bottom are the input current, capacitor C 1 voltage, output line-to-line voltage, and the output phase current. The peak line-to-line voltage pulse is equal to the 60 V of the dc input voltage. This matches the theoretical analysis for the non-shoot-through state case. Next, we tested the high boost ability of the proposed rESL-ZSI by keeping M = 0.78 and increasing the shoot-through duration to T 0 /T = 0.22. Fig. 19 shows the experiment waveforms for the proposed rESL-ZSI when M = 0.78 and T 0 /T = 0.22. The dc-link voltage was boosted from 60 V to 182 V, the rms value of the phase current was 1 A rms , and the instantaneous input current was I L and 2I L , sequentially.
In order to verify more clearly the performance of proposed rESL-ZSI, Fig. 20 shows the experimental results when M = 0.76 and T 0 /T = 0.24. The dc-link voltage was boosted from 60 V to 220 V, and the rms value of the phase current was 1.18 A.
Next, the system was reconfigured to reflect the proposed cESL-ZSI topology. experimental setup. The measured efficiency of the proposed rESL-ZSI and cESL-ZSI at 1 A rms output current approximates and only reaches 84.75%. This may be because the circuit parameters have not been selected optimally. The semiconductors such as power switches and diodes are the main contributors to the total loss of the proposed inverters. The simulation and experimental results show that the proposed rESL-ZSI and cESL-ZSI achieve a high boost inversion compared to the classic ZSI. When compared to the SL-ZSI [14] , the proposed rESL-ZSI and cESL-ZSI have a lower voltage stress on the capacitors and a lower input current ripple for the same input and output voltages. In addition, the proposed inverters eliminate the startup inrush current.
VI. CONCLUSIONS
This paper proposed two types of embedded switched-inductor Z-source inverters, possessing either a ripple or continuous input current with the following main characteristics: a high boost voltage inversion ability and a continuous input current. Compared to the SL-ZSI, for the same input and output voltage, the proposed rESL-ZSI and cESL-ZSI offer reduced voltage stress on the capacitors, and can suppress the startup inrush current, which otherwise may destroy the devices. In addition, the dc input current in the proposed rESL-ZSI and cESL-ZSI flows smoothly without the need to add external second-order filters. Although the proposed rESL-ZSI can produce a higher output voltage gain in the case of the same modulation index and the same input voltage, its dc input current contains more ripple than that found in the proposed cESL-ZSI.
The experiment results for the 60 V dc input verified the high step-up inversion ability; the simulation and experimental results show that the proposed inverters have a high boost inversion ability. Compared with a traditional combination of dc-dc converter and inverter, the advantages of the proposed inverters are described as follows: 1) the upper and lower devices of the same phase leg in the proposed inverters can be gated on simultaneously and thereby eliminate the dead time, which significantly improves the reliability and reduces the output waveform distortion; 2) they offer a simplified single stage power conversion topology with one active switch less. The proposed rESL-ZSI and cESL-ZSI are applicable for fuel cells or photovoltaic applications where a low input voltage is inverted to a high ac output voltage.
